WHAT IS CLAIMED IS:

1	1. A method of recovering a clock signal and data from a data signal					
2	comprising:					
3	receiving the data signal having a first data rate;					
4	receiving the clock signal having a first clock frequency, and alternating					
5	between a first level and a second level;					
6	generating a first signal by passing the data signal when the clock signal is at					
7	the first level, and storing the data signal when the clock signal is at the second level;					
8	generating a second signal by passing the data signal when the clock signal is					
9	at the second level, and storing the data signal when the clock signal is at the first level;					
10	generating a third signal by passing the first signal when the clock signal is at					
<u>j</u> 11	the second level, and storing the first signal when the clock signal is at the first level;					
12 13 14 15	generating a fourth signal by passing the second signal when the clock signal					
13	is at the first level, and storing the second signal when the clock signal is at the second level;					
114	generating an error signal by taking an exclusive-OR of the first signal and the					
15	second signal; and					
1 6	generating a reference signal by taking an exclusive-OR of the third signal and					
17	the fourth signal,					
18	wherein the first data rate is twice the first clock frequency.					
بَّةِ. 1	2. The method of claim 1 further comprising:					
2	applying the error signal and the reference signal to a charge pump to generate					
3	a charge pump output.					
1						
1	3. The method of claim 2 wherein the generating the first signal is done					
2	by a first latch, the generating the second signal is done by a second latch, the generating the					
3	third signal is done by a third latch, and the generating the fourth signal is done by a fourth					
4	latch.					
1	4. The method of claim 3 wherein the generating the error signal and the					
2	generating the reference signal is done by an exclusive-OR gate.					
1	5 The method of aloin 1 when in the third signal and the formth signal					
1	5. The method of claim 1 wherein the third signal and the fourth signal					
2	are demultiplexed data outputs.					

	1		6.	The method of claim 5 wherein the clock signal has approximately a			
	2	fifty percent duty cycle.					
	1 2	oscillator.	7.	The method of claim 5 wherein the clock signal is generated by a ring			
	1 2	comprising:	8.	An apparatus for recovering data from a received data signal			
	3	1 0	a first	storage device configured to generate a first signal by receiving the			
	4	received data		and either passing the received data signal or storing the received data			
	5	signal;	0 ,				
	6		a seco	nd storage device configured to generate a second signal by receiving			
	7	the received d	lata sigr	nal, and either passing the received data signal or storing the received			
12	8	data signal;					
	9		a third	storage device configured to generate a third signal by receiving the			
**	10	first signal, and either passing the first signal or storing the received first signal;					
15	11		a four	th storage device configured to generate a fourth signal by receiving the			
	11 12	second signal	, and ei	ther passing the second signal or storing the second signal;			
14	13		a first	logic gate configured to perform an exclusive-OR of the first signal and			
12.00	14	the second sig	gnal; an	d			
	15	a second logic gate configured to perform an exclusive-OR of the third sign					
	16	and the fourth signal,					
	17	wherein when the first storage device passes the received data, the second					
	18	storage device stores the received data, the third storage device stores the first signal, and the					
	19	fourth storage device passes the second signal, and when the first storage device stores the					
	20	received data, the second storage device passes the received data, the third storage device					
	21	passes the firs	st signal	, and the fourth storage device stores the second signal.			
	1		9.	The apparatus of claim 8 wherein the first storage device either passes			
	2	or stores the r	eceived	data signal under control of a clock signal, the second storage device			
	3	either passes	or store	s the received data under control of the clock signal, the third storage			
	4	device either	passes (or stores the first signal under control of the clock signal, and the fourth			

storage device either passes or stores the second signal under control of the clock signal.

1

2

1		10.	The apparatus of claim 9 wherein the first storage device passes the			
2	received data signal when the clock is high, stores the received data signal when the clock is					
3	low.					
1		11.	The apparatus of claim 9 wherein the clock signal is a differential			
2	clock signal.					
1		12.	The apparatus of claim 11 wherein the clock signal has approximately			
2	a fifty percen	t duty				
1		13.	The apparatus of claim 11 wherein the clock signal is generated by a			
2	ring oscillato	r.				
1		14.	An apparatus for recovering data from a received data signal			
2	comprising:		of the second course of t			
3	vompriomg.	a firs	t storage device having a data input coupled to a data input port, a clock			
. 4	input coupled to a first clock port, and an output;					
5	,		ond storage device having a data input coupled to the data input port, a			
	clock input coupled to a second clock port, and an output;					
] 6] 7		-	d storage device having a data input coupled to the output of the first			
8	storage devic		ock input coupled to the second clock port, and an output;			
9			rth storage device having a data input coupled to the output of the second			
10	storage device, a clock input coupled to the first clock port, and an output;					
11	3,014,01		t exclusive-OR gate having a first input coupled to the output of the first			
12	storage device and a second input coupled to the output of the second storage device; and					
13			ond exclusive-OR gate having a first input coupled to the output of the			
14	third storage		and a second input coupled to the output of the fourth storage device,			
15	***************************************		ein the first, second, third, and fourth storage devices couple a signal at			
16	the data input to the output when a voltage on the clock input is a high, and the first, second,					
17	third, and fourth storage devices store a signal at the data input when the voltage on the clock					
18	input is a low					
	Alpat is a fow	•				

The apparatus of claim 14 wherein the data input port is configured to

15.

receive a differential signal.

1		16.	The apparatus of claim 15 wherein the first clock port receives a clock			
2	signal.					
1		17.	The apparatus of claim 16 wherein the second clock port receives a			
2	complement of the clock signal.					
1		18.	An optical receiver comprising the apparatus of claim 14.			
1		19.	An optical transceiver comprising:			
2		an opt	ical transmitter; and			
3	the optical receiver of claim 18 coupled to the optical transmitter.					
1		20.	A system for receiving and transmitting optical signals comprising:			
2		a light	emitting diode, configured to transmit optical signals;			
3		a trans	mitter coupled to the light emitting diode;			
4		a phot	o-diode, configured to receive optical signals;			
5		a recei	ve amplifier coupled to the photo-diode;			
6		the app	paratus of claim 14 coupled to the receive amplifier; and			
7		a medi	ia access controller coupled to the apparatus of claim 14.			
1		21.	A clock and data recovery apparatus comprising:			
2		a volta	age controlled oscillator, configured to provide a clock signal at a clock			
3	output;					
4		a half-	rate phase detector comprising a data input, configured to receive a data			
5	input signal having a data rate and a data pattern, and a clock input coupled to the clock					
6	output of the voltage controlled oscillator, configured to receive the clock signal; and					
7		a low-	pass filter coupled between the half-rate phase detector and the voltage			
8	controlled oscillator,					
9		where	in the clock signal has a frequency which is half the data rate, and the			
10	half-rate phase detector provides a first signal and a second signal, the first signal dependent					
11	on the phase difference between the data input signal and the clock signal, and also dependent					
12	on the data pa	ttern, th	ne second signal dependent on the data pattern.			
1		22.	The apparatus of claim 21 further comprising a charge pump coupled			
2	hetween the h	alf_rate	phase detector and the low-pass filter			

- wherein the charge pump generates an output signal by subtracting the second signal from the first signal.
- 1 23. The apparatus of claim 22 wherein the clock signal has approximately 2 a fifty percent duty cycle.
- 1 24. The apparatus of claim 22 wherein the voltage controlled oscillator comprises a ring oscillator.